Cheng, Y. C. et al. Three-dimensional band structure and bandlike mobility in oligoacene single crystals: A theoretical investigation. J. Chem. Phys. 118, 3764?774 (2003). 43. Dao, T. T., Matsushima, T. Murata, H. Organic nonvolatile memory transistors based on fullerene and an electron-trapping polymer. Org. Electron. 13, 2709?715 (2012). 44. Lee, J.-S. et al. Multilevel Data Storage Memory Devices Determined by the Controlled Capacitive Coupling of Trapped Electrons. Adv. Mater. 23, 2064?068 (2011). 45. Singh, T. B. et al. High-Performance Ambipolar Pentacene Organic Field-Effect Transistors on Poly(vinyl alcohol) Organic Gate Dielectric. Adv. Mater. 17, 2315?320 (2005). 46. Han, S.-T., Zhou, Y., Xu, Z.-X., Roy, V. A. L. Hung, T. F. Nanoparticle size dependent threshold voltage shifts in organic memory transistors. J. Mater. Chem. 21, 14575?4580 (2011). 47. Rani, A., Song, J.-M., Lee, M. J. Lee, J.-S. Decreased graphene oxide based versatile organic charge trap memory devices. Appl. Phys. Lett. 101, 233308 (2012). 48. Lee, P. F. Dai, J. Y. Memory effect of an organic primarily based trilayer structure with Au nanocrystals in an insulating polymer matrix. Nanotechnology 21, 295706 (2010). ?49. Debucquoy, M., Rockele, M., Genoe, J., Gelinck, G. H. Heremans, P. Charge trapping in organic transistor memories: Around the part of electrons and holes. Org. Electron. ten, 1252?258 (2009). 50. Tang, Q., Li, H., Liu, Y. Hu, W. High-Performance Air-Stable n-Type Transistors with an Asymmetrical Device Configuration According to Organic Single-Crystalline Submicrometer/Nanometer Ribbons. J. Am. Chem. Soc. 128, 14634?4639 (2006).MethodsMaterials. PVP (average Mw ,25,000), C60 (99.five ), pentacene (sublimated grade) and F16CuPc (sublimated grade) were bought from Aldrich. PET substrates were reduce from commercially out there PET films. All chemical compounds and solvents were made use of without having additional purification inside the experiment. Device fabrication. PET substrate was cleaned in an ultrasonic bath with detergent, acetone, and isopropanol before processing. 20 nm Ag film was thermally evaporated because the gate electrode. 40 nm Al2O3 layer was deposited employing a Savannah one hundred ALD system at a substrate temperature of 80uC. C60 was dissolved in 1,2,4trichlorobenzene (TCB) (ten mg ml21) and spin-coated at distinct speeds around the Al2O3 layer with subsequent annealing for 10 min at 120uC in a nitrogen atmosphere. After that, the PVP film was fabricated by spin-coating the ready resolution (five mg ml21 in isopropanol). The resulted film was annealed at 100uC for 1 hour in a vacuum oven plus the thickness was about 20 nm.SC209 intermediate-1 structure 40 nm pentacene or 25 nm F16CuPc have been thermally deposited because the semiconductor layer at a rate of 0.Buy1-(1H-indol-3-yl)-2-methylpropan-2-amine 1 to ?0.PMID:33555643 two A s21. The substrate temperature was generally kept at area temperature when depositing the p-type and n-type semiconductor films. Gold (Au) electrodes were employed because the source and drain contacts for both p-channel and n-channel memory transistors. 40 nm Au films were thermally evaporated by way of a shadow mask at a ?price of 0.two A s21, with a channel length to channel width ratio of 50 mm/1000 mm. Characterization. The morphology with the C60 layer was investigated by AFM (Veeco Multi mode). The thicknesses from the deposited films had been measured by an ellipsometer. The electrical qualities on the memory transistors had been measured using a Keithley 2612 supply meter. All measurements were conducted in atmospheric atmosphere with a relative humidity of 60 and a te.